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SUMMARY 
There are two approaches to  component lifetime modelling. The first one uses a reliability prediction 
method as described in the (military) handbooks with the appropriate models and parameters. The 
advantages are: 
(a)  It takes into account all possible failure mechanisms. 
(b)  It is easy to use. 
The disadvantages are: 
(a )  It assumes a constant failure rate which is often not the case (infant mortality). 
(b)  It contains no designable parameters and therefore it cannot be used for built-in reliability. 
The second approach is to  model the different degradation mechanisms and to incorporate this into 
an (existing) circuit simulator. Here we have also advantages and disadvantages which are mostly 
complementary to those of the first method. 
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1. INTRODUCTION 
Component lifetime modelling deals with reliability 
prediction. This prediction is done with the aid of 
data collection on existing components and sub- 
sequent fitting of data with suitable models. The 
benefits of proper models are that we can do predic- 
tions for new components and systems in the devel- 
opmentldesign phase and so finally achieve a better 
reliability. 
In designing electronic circuits and systems a large 
effort is made to make sure that the design is right 
first time, at least as far as simulation can predict. 
The reason is simple: the large costs of processing 
designs. The aspects of design here refer to the 
electrical characteristics under all possible loads the 
circuit might face. An obvious and necessary exten- 
sion is t o  make sure the design is reliable with 
respect to endurance failures such as material break- 
down under prolonged electrical or thermal, mech- 
anical or even chemical stress. Reliability tests are 
normally carried out after production and translated 
into failure data in handbooks. However, a growing 
knowledge becomes available of the physical mech- 
anisms of various breakdown phenomena such as 
electromigration, ESD, junction breakdown, oxide 
wear out etc. With this knowledge it must be made 
possible to predict reliability behaviour at the design 
phase of circuits and systems. In the last few years 
several efforts on integrated circuits have been pub- 
lished, which are reviewed by Hu,l and progress in 
modelling with a stronger relation to the ‘real’ phys- 
ics will make more accurate simulation possible. In 
our tutorial we will sketch two approaches. The first 
is an approach as described in handbooks and which 
is especially suited for systems with different compo- 
nents. In the second approach one particular degra- 
dation mechanism is being modelled and its contri- 
bution to 
calculated. 
integrated 
approaches 
tages. 
the overall component degradation 
This approach is especially suited for 
circuits. We will discuss how both 
have their advantages and disadvan- 
2. GENERAL PROCEDURE 
In this section we will describe the general procedure 
to be followed in either of the two approaches men- 
tioned above. It contains the following steps: 
Data collection 
There are two sources of data, field returns or 
failures in accelerated testing. An important quan- 
tity is the failure rate A which relates the number 
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of failures to sample size and time interval by the 
formula 
n 
NAt 
A = - -  
where n is the observed number of failures in time 
period At and N the sample size or number of sys- 
tems. In the case of accelerated testing At is equal 
to the test period multiplied by an accelerating factor 
A. 
Models 
The purpose of models is twofold: first, they 
should allow a calculation of the reliability in practi- 
cal use from data obtained in accelerated testing, 
or, secondly, the calculation of the reliability of 
new components or systems from data for existing 
components and systems. For the calculation in the 
first case we need proper acceleration factors in 
our models. For temperature stress the acceleration 
factor A is usually described by Arrhenius’ law: 
A = A’exp ( -E , /kT)  (2) 
where Al is a constant not depending on the tem- 
perature T, and E, is the activation energy of the 
degradation process. For other stresses other 
relations have been found and incorporated into 
models. 
We would like to emphasize here that models 
should contain designable parameters so that they 
can be used to optimize a new design with respect 
to reliability. In this way the concept of ‘built-in 
reliability’ can be pursued. 
Results 
Under this heading we will carry out a verification 
of the models, a confrontation of models with new 
results, indicate the shortcomings of the existing 
models and, finally, the ways followed to overcome 
these shortcomings. It should be noted that we have 
to deal often with complex systems with many 
components or with components such as ICs that 
are complex. Then calculations are only possible 
with relatively large computers. Therefore, we will 
pay attention to this area of computer simulation. 
3. SYSTEMS APPROACH 
In this section we will follow to a large extent the 
book written by one of the authors.2 However, we 
will use the term ‘system’ instead of ‘circuit’ for a 
system with several components in order to avoid 
confusion with integrated circuits (which are con- 
sidered here as components). 
time --. 
Figure 1. Bathtub curve showing the three most important failure 
rate phases of a product during its lifetime: (1 )  early failures 
(infant mortality), (2) normal operating life and (3)  wear-out 
3.1. Data collection 
The failure rate of components in systems in the 
field is assumed to show a typical bathtub behaviour, 
as is sketched in Figure 1. 
Three regions can be seen; first, the early life 
regime with a relatively high and in-time decreasing 
failure rate; secondly, the working life with a con- 
stant failure rate; and, thirdly, the increasing failure 
rate in the wear-out regime. 
This is a sketch; how does it look in practice? 
Figure 2 shows the failure rate in an endurance test 
on a large number of integrated circuits made in 
bipolar and MOS te~hnology.~ All the different fail- 
ure rate curves were derated to practical use con- 
dition via the above-mentioned equation (2) with a 
value of the activation energy of E, = 0.7 eV. Also 
the curves were normalized to a failure rate of 1 at 
the 300 h time point. In Figure 2 we may observe 
a continuously decreasing failure rate which shows 
signs of becoming constant only after an equivalent 
operating time as long as 10,000 hours. As indicated 
above, the second sources of data are the field 
I 
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Time (hours) 
Figure 2. Measured failure rates for a large number of integrated 
circuits made in bipolar and MOS technology3 
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returns. Figure 3 shows the results of an extensive 
study” at Loughborough University on CMOS cir- 
cuits failing in systems in the field. The time frame 
is now as long as 21,000 hours operating time. It 
can be seen that again the early failure rate is high 
and decreases to a lower level, but now over a 4000 
hour period. It should be noted that the data in 
Figure 3 are from different sources, systems and 
environments, which may explain why there is a 
larger contribution from other mechanisms in the 
constant failure rate regime, mechanisms such as 
ESD and overstress. These are certainly absent in 
the failures in the endurance testing for the data in 
Figure 2. Of course when we want to calculate the 
component lifetime, or better its failure rate, then 
we have to incorporate these and all other mechan- 
isms into a model. 
3.2. Models 
The models used in reliability prediction of 
components in general and integrated circuits in 
particular are registered in handbooks, which 
describe the failure rates for various types of classes 
(see Figure 4). A well-known handbook is the 
United States Department of Defense MIL-HDBK- 
217, the ‘Mil Handbook’. In general a failure rate 
formula looks like 
where ra, rb, etc. represent acceleration factors. It 
is assumed in all models to be described here that 
the failure rate is constant. It should be clear from 
the data in the previous section that this is not 
correct. This imposes a serious drawback on the 
models because the high early failure rate may be 
the dominant reliability hazard in system reliability. 
The model for the failure rate in integrated cir- 
cuits used in the Mil Handbook is given in Table 
I, together with a description of the parameters, 
influence factors and the origin of the parameters. 
Apart from temperature, most parameters used in 
the model are either related to device structure 
or to the application of the circuit. Especially the 
application-related parameters have the form of cor- 
rection factors with values derived from heuristic 
data; no physical failure mechanisms are involved. 
It should be noted that the model does not contain 
any designable parameter to be used for optimizing 
the circuit for reliability performance. The quantities 
C1 and C, in Table I could be considered as such 
because they are related to the number of bits/ 
gates. However, the number of bits/gates cannot be 
reduced without completely changing the function 
of the circuit. Therefore, this model cannot be used 
for built-in reliability. 
The advantages of the model are twofold; first it 
takes into account all possible failure mechanisms, 
and secondly, it is easy to use because of its sim- 
plicity. 
Another handbook with a model for the failure 
rate is the British Telecom Handbook of Reliability 
Data’ (refer to Table 11). 
A third model to be mentioned here has been 
published by the French Centre National d’Etudes 
____-. - 
. . . . . . . . . . . . . . . . . . . .  . . . . .  
3. 5E-U6  
u) c 
L 
3 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . .  
. . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  IC-06 _. 
. . . .  
M’ 
0 
. . . . . . . . .  \./ . .  
0 5 ,  U1JO 1 U . 0 0 0  l’j.000 2 0 , 0 0 0  
Cornpone tit opera t i ng t i rne [ ho UI- s .  J
Figure 3. Failure intensity curve for digital MOS ICs with 103 to 104 gates 
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Figure 4. The use of reliability handbooks for several classes of systems 
Table I. Failure rate model for integrated circuits according to the MIL-HDBK-217 handbook 
(A  = nqnl[cI~tn"npt + ( C ,  + C3) ne1) 
Parameter Description Influence factors Source 
Environmental acceleration 
factor 
Quality acceleration factor 
Thermal acceleration factor 
Voltage derating factor. 
MOS only 
Correction factor for 
programming technique. 
ROMIPROM only 
Complexity factor, depending 
on number of bitslgates 
Complexity factor, depending 
on package 
Learning factor 
environment class 
component screening 
thermal, device structure 
application class 
device structure 
device structure 
device structure 
device structure, depending 
on the maturity of the 
production process of a part 
heuristic 
heuristic 
Arrhenius, heuristic 
heuristic 
heuristic 
heuristic, (thermal 
conductivity package) 
heuristic (thermal 
conductivity package) 
heuristic 
des Telecommunications (CNET model, see Table 
111). The last two models have similar advantages 
and disadvantages to those mentioned with the Mil 
Handbook model. 
3.3. Results 
Before drawing conclusions about the models we 
will compare the reliability prediction figures with 
figures in practical situations. In Reference 2 failure 
rate data are given on two similar systems: self 
oscillating power supplies. The results of measure- 
ments (practice) and model calculation according to 
Mil Handbook (MIL) and British Telecom (HRD-4 
(BT) are given in Figure 5. The horizontal axis 
indicates the different components in the system (D 
are diodes, R are resistance's, C are capacitors, 
etc.). It can be observed that the two models predict 
in general a higher failure rate than observed in 
practice. Moreover, there are vast differences in the 
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Table 11. Failure rate model for integrated circuits according to the British Telecom Handbook of Reliability 
Data (A, = Abntnq~,) 
Parameter Description Influence factors 
~ 
Source 
All parts 
n e  Environmental acceleration environment class heuristic 
=q Quality correction factor component screening heuristic 
factor 
Integrated circuits 
hb Base failure rate, depending device structure 
on number of bitdgates 
heuristic 
nt Thermal acceleration factor: thermal, device structure Arrhenius (two 
failure mechanisms), 
heuristic 
A e y  + e y  
Table 111. Failure rate model for integrated circuits according to the CNET handbook (A, = aq[ClnTnv t 
(C* + n P ) n e l n L )  
Parameter Description Influence factors Source 
vq Quality acceleration factor component screening heuristic 
TT Technology factor device structure Arrhenius (two 
degradation mechanisms) 
Environmental acceleration environment class heuristic 
factor 
VP Package factor device structure heuristic (thermal 
conductivity package) 
c1, c2 Complexity factors, device structure heuristic 
depending on the number of 
bits/gates 
values. This is also valid not only for the absolute 
failure rate but also for the relative failure rate.’ 
3.4. Conclusions 
Based on the data in the previous sections we 
conclude the following on the existing component 
failure rate models compiled in handbooks and 
intended for use in the systems approach. All poss- 
ible failure mechanisms are taken into account: 
1. The models are easy to use. 
2. They assume a constant failure rate which is 
not the case. 
3. The calculated failure rates show vast differ- 
ences among the models. 
4. No designable parameters are present for use 
in the concept of ‘built-in’ reliability. 
Concerning the last conclusion we expect that new 
possibilities will occur for improvement by models 
based on stressor-susceptility interaction.* 
4. CIRCUIT APPROACH 
In this chapter on the circuit approach for compo- 
nent lifetime modelling we will focus our attention 
on integrated circuits. This is to  some extent justified 
because the ICs form the dominant components 
in many electronic systems. Moreover, a separate 
approach is required because of the complexity of 
the circuits. 
We want to  consider separate degradation mech- 
anisms. This means that we have to consider the 
different elements in the IC such as transistors, 
metal stripes, dielectric layers, etc. , because each 
element may be vulnerable to particular degradation 
mechanisms. Moreover, in our approach we will 
look for models for the degradation ‘mechanisms 
that contain designable parameters. 
4.1. Data collection 
As we have described in section 2 the data collec- 
tion consists of field returns and reliability testing. 
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Figure 5. Measurements and model calculations according to the MIL and British Telecom handbooks 
In this section we start with an overview of the 
main groups of reliability tests in integrated circuits. 
These are the following: 
Humidity tests. They are carried out at a 
high relative humidity, high temperature and 
usually with bias. 
Temperature cycling tests. Components are 
subjected to alternating temperatures, with- 
out bias. 
Electrostatic discharge (ESD). A fixed value 
capacitor is discharged through the compo- 
nent under test. 
Endurance testing. This testing is carried out 
at elevated temperatures and with bias 
applied to the circuits. 
The outcome of these tests is usually a number of 
failures depending on the actual failure rate and on 
the number of components. In our first group of 
tests, namely the humidity tests, the lifetime of the 
component for all failure modes can be expressed5 
in terms of mean time to failure (MTTF): 
M?TF = A(RH)-"exp ( E J k T )  (4) 
where the last factor is the well-known Arrhenius 
factor, RH the relative humidity and A a constant 
related to the composing materials. The quantity n 
has a value of about 3 according to but it 
has no physical background. Moreover, equation 
(4) does not contain any designable parameter. 
Therefore, this group of tests is left out of further 
consideration. 
In temperature cycling of plastic encapsulated ICs 
different failures may occur due to mechanical 
stresses originating from the difference in thermal 
expansion coefficients. The modelling of the acceler- 
ation factors for calculating lifetime is based on the 
mechanical properties of the constituting 
It must be concluded that in recent 
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years considerable progress has been made in the 
physical understanding of the acceleration factors, 
but they do not yet contain on-chip designable para- 
meters. 
The opposite is true for the failures in ESD test- 
ing. The capacitor discharge can cause damage in 
the internal circuitry of the IC, but protection cir- 
cuitry near the bond pads may reduce the sensitivity 
by deviating the discharge. The protections should 
have the right dimensions and structures, so many 
designable parameters are present. However, at the 
ESREF 91 conference an invited paper has already 
been given,8 so this topic is not treated here in 
detail. 
This leaves us with the last group of tests, namely, 
(electrical) endurance tests. Especially in this endur- 
ance testing one observes the bathtub curve for the 
failure rate (Figure 1) or more specifically the first 
two regions, as is shown in Figure 2. For the early- 
life regime we only have Arrhenius law, equation 
(2), as an acceleration factor. However, one 
observes a multitude of failures strongly related to 
contamination and defects. There are hardly any 
physical models and no designable parameters.' 
For the wear-out regime a number of mechanisms 
are known: 
(a) oxide breakdown 
(b) hot carrier effects 
(c) electromigration 
(d) contact and via degradation, etc. 
For all these degradation mechanisms physical mod- 
els exist, although they are not complete or still 
subject to scientific debate. 
In oxide breakdown the actual defect density is 
the important quantity for circuit reliability. The 
designable parameter related to it is the oxide area, 
i.e. this should be minimized. However, in any 
design this area is always minimized. This leaves 
the oxide breakdown modelling only for failure rate 
calculation and also for burn-in optimization.' For 
the other wear-out mechanisms, especially hot car- 
rier effects and electromigration, the situation is 
different. lo The models have designable parameters 
that are free to be changed by the designer. Then 
circuit simulation and design optimization become 
feasible. Therefore, their degradation models and 
parameters will be described in the next subsection. 
The data collection on wear-out mechanisms is also 
done by measurements on test structures. 
4.2. Models 
In the case of hot carrier effects in MOS circuits 
the parameter extraction is done in transistors as 
test structures. Because of the high fields in small 
transistors charge carriers are accelerated and are 
able to give damage, creation of interface states and 
charge trapping. As a consequence the electrical 
parameters of the transistor start to change, 
especially transconductance and threshold voltage. 
These parameter shifts are assumed to follow a time 
power-law." The shifts have to be determined as a 
function of the stressors, in this case gate and drain 
voltage. 
The damage by hot carriers is at a maximum when 
the bulk current Zb is at a maximum, which is for 
a gate voltage at about half of the drain voltage. 
For this reason the substratdbulk current is used 
to extrapolate to lifetime T at operating conditions; 
( 5 )  
The parameter m is thought to be related to the 
ratio of the Si-SiOz barrier energy to the energy 
for impact ionization. It has a value of about 3. 
Concerning the spatial dependence it has been 
found that the transistor lifetime is strongly depen- 
dent on the effective channel length. This can there- 
fore be used to optimize the design: a small increase 
at particular vulnerable transistors may dramatically 
increase the reliability of the overall circuit with 
respect to hot carrier degradation. 
The other mechanism we want to discuss here 
is the electromigration. The degradation model in 
general use is given in Black's formula: 
Besides the Arrhenius factor we see a power-law 
dependence on current density. The value of n is 
usually taken as n = 2. This dependence on current 
density gives the possibility to optimize the design: 
a given current at a particular node in the circuit 
may result in a lower current density when the metal 
width at that particular node is increased. 
4.3. Results 
Figure 6 shows the frequency decreasing in a 125- 
stage CMOS ring oscillator due to hot carrier 
effects.l It can be clearly observed that this particu- 
lar sensitive ring oscillator shows instabilities that 
can be nicely modelled and simulated. This means 
that this can be applied to other circuits and that 
in this way the hot-carrier-related lifetime can be 
calculated and subsequently optimized. 
Figure 7 gives more results with respect to hot- 
carrier effects.12 It shows the lifetime of 1.2 pm n- 
channel transistors stressed at maximum Ib (curves 
1 and 2) and of two 8k8 SRAM batches (curves 3 
and 4) as a function of 1/Vdd. This way of plotting 
is well known in this field. It is based on physical 
modelling and can be used to extrapolate to use 
conditions. Between transistors and products a life- 
time difference of a factor 50 has been observed.12 
This has been ascribed to the relatively small sensi- 
tivity of this product to transistor degradation and 
to duty cycle effects. It is interesting to note that 
these experiments were supported by circuit simul- 
ation. l2 
For electromigration, many results have been 
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Figure 6. 125-stage CMOS ring oscillator. Measured and (BERT-CAS) simulated frequency decrease at three frequency measuring 
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Figure 7. Comparison of hot-carrier lifetime in transistors (curve 
1 and 2) and in SRAM products (curve 3 and 4)'* 
obtained on test structures. Also a lot of physical 
modelling has been carried out. But the application 
to circuits and circuit simulation is still limited. It 
is possible that this is related to the fact that the 
local stressor level (i.e. current density) is difficult 
to calculate directly from the circuit diagram. One 
needs the details of the actual lay-out. Hu' mentions 
the highlighting of electromigration trouble spots in 
a full-adder circuit. Frost and Poole13 calculated the 
failure rate of a one-bit counter out of those of 
the different structure elements, runs (i.e. stripes) 
contacts, vias and steps. However, this is not yet 
corroborated by life testing on circuits. 
4.4. Conclusions on the circuit approach 
In the circuit approach the lifetime or the failure 
rate of the circuit is calculated with the aid of model- 
ling the degradation by one mechanism for separate 
structure elements. There are no a priori assump- 
tions necessary about the constancy of the failure 
rate, but this is directly calculated with the aid of 
the knowledge of the physical background of the 
degradation process. It should be noted, however, 
that for many degradation processes the physical 
models are not yet complete. This is even true for 
ele~tromigrationl~ that already has been studied for 
many years. A disadvantage of the approach is the 
extensive computer simulation necessary for a com- 
plete circuit. A great advantage is that the inherent 
models contain designable parameters for circuit 
optimization. 
5. FINAL CONCLUSIONS 
When we finally compare the two approaches 
described in the previous sections for the calculation 
of lifetime or failure rate of components than it can 
be concluded that 
(a) the systems approach is easy to use and it 
(b) the circuit approach is based on physical mod- 
takes into account all failure mechanisms. 
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elling and contains designable parameters for 
circuit optimization (built-in reliability). 
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